Role: FPGA/ASIC Designer

Experience: 3+ Years

Location: Bangalore 

Primary Responsibilities: Develop models in SystemVerilog to verify design implementation and develop and run scripts and Make-files. Analysis of customer and system…